1.
Hani MK, Koay KH. A VHDL Module Generator for Fast Prototyping of Multimedia ASICS. MJCS [Internet]. 2000 Jun. 1 [cited 2024 Nov. 25];13(1):65-7. Available from: https://jpmm.um.edu.my/index.php/MJCS/article/view/5821