Aziz, S. M., and Iftekhar Ahmed. “Easily Testable Array Multiplier Design Using VHDL”. Malaysian Journal of Computer Science 11, no. 2 (December 1, 1998): 1–7. Accessed November 25, 2024. https://jpmm.um.edu.my/index.php/MJCS/article/view/5722.