Aziz, S. M., and Iftekhar Ahmed. 1998. “Easily Testable Array Multiplier Design Using VHDL”. Malaysian Journal of Computer Science 11 (2):1-7. https://jpmm.um.edu.my/index.php/MJCS/article/view/5722.